2002P12602

List of designations

- 100 schematic block diagram of a setup of a semiconductor production installation
- 101 block of an overall manufacturing process
- 102 block of a first production area
- 103 block of a second production area
- 104 block of a third production area
- 105 block of a fourth production area
- 200 semiconductor chip production installation
- 201 multiplicity of semiconductor chip production subinstallations
- 202 path of a wafer or a lot through the semiconductor chip production installation
- 201 machine
- 301 sensor
- 302 SECS interface
- 303 PDSF file
- 304 log file
- 306 local communication network (LAN)
- 307 memory
- 408 processing step
- 409 inquiry of the selection criterion
- 410 test measurement
- 411 evaluation unit
- 412 next processing step

Date of Deposit: June 28, 2004

JUN 2 8 2004 PP

Infineon Ref. No. P26994 Our Case No. 10808/113

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application of.)
J. Maeritz)
Serial No. 10/706,615) Examiner: Unknown
Filing Date: November 12, 2003) Group Art Unit No. Unknown)
For METHOD, PREPARATIONS, COMPUTER-READABLE STORAGE AND COMPUTER PROGRAM ELEMENT CONTROL OF PREPARATIONS PROCESS))))

LETTER TO OFFICIAL DRAFTSMAN

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Attn: Official Draftsman

Dear Sir:

Please substitute the enclosed 3 sheets of drawings for the previously submitted drawings. The new drawings include English text in place of German text or where text was absent.

Respectfully submitted,

BRINKS HOFER GILSON & LIONE P.O. BOX 10395 CHICAGO, ILLINOIS 60610 (312) 321-4200

John J. King, Reg. No. 35,918

Attorney for Applicant